

1/6




FIG. 1



# CYCLE-EFFICIENT TDM TIMESLOT REMAPPING FOR NETWORK PROCESSING ENGINES

Daniel G. Borkowski et al.

INTEL-007PUS

3/6




FIG. 3A




FIG. 3B

4/6




FIG. 4A




FIG. 4B




FIG. 4C

5/6




FIG. 5

6/6




FIG. 6